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Abstract
Profile-Guided Optimization (PGO) is an excellent
means to improve the performance of a compiled pro-
gram. Indeed, the execution path data it provides helps
the compiler to generate better code and better cache-
line packing.
At the time of this writing, compilers only support
instrumentation-based PGO. This proved effective for
optimizing programs. However, few projects use it, due
to its complicated dual-compilation model and its high
overhead. Our solution of sampling Hardware Perfor-
mance Counters overcome these drawbacks. In this pa-
per, we propose a PGO solution for GCC by sampling
Last Branch Record (LBR) events and using debug sym-
bols to recreate source locations of binary instructions.
By using LBR-Sampling, the generated profiles are
very accurate. This solution achieved an average of 83%
of the gains obtained with instrumentation-based PGO
and 93% on C++ benchmarks only. The profiling over-
head is only 1.06% on average whereas instrumentation
incurs a 16% overhead on average.
Keywords Profile-Guided Optimization, Sampling,
Hardware Performance Counters, Compilers
1 Introduction
Profilers help developers and compilers find the main ar-
eas for optimization. Profiling and optimizing by hand
is a time-consuming process, but this process can be
automated. Modern compilers include an optimization
technique called Profile-Guided Optimization (PGO).
Feedback-Directed Optimization (FDO) is also used as
a synonym of PGO.
PGO uses information collected during the execution
of a program to optimize it. Generally, edge execution
frequencies between basic blocks are collected. Several
optimization techniques can take advantage from the
collected profile. For instance, the data can be used to
drive inlining decisions and block ordering within a func-
tion to achieve minimal cacheline usage. Branches can
be reordered based on their frequency to avoid branch
misprediction. Loops working on arrays causing Data
Cache misses can be improved to make better use of the
cache. As the dynamic profile, unlike the static profile,
captures execution frequency, this can result in impres-
sive speedups for non IO-intensive applications.
Compilers currently support instrumentation-based
PGO. In this variant, the compiler must first generate a
special version of the application in which instructions
are inserted at specific locations to generate the pro-
file. During the execution, counters are incremented by
these instructions and finally, the profile is generated
into a file. After that, the program is compiled again,
this time with PGO flags, to use the profile and optimize
the binary for the final version.
This approach has several drawbacks:
• The instructions inserted into the program slow
it down. An instrumented binary can be much
slower than its optimized counterpart. This has
been reported to incurs between 9% and 105%
overhead[1, 2]. In practice, it has been observed
to be as much as an order of magnitude slower for
some applications.
• The profile data must be collected on a specially
compiled executable. This dual-compilation model
is not convenient. Indeed, for applications with long
build time, doubling this time may degrade produc-
tivity.
• Only a small set of information can be collected.
For example, it is not possible with this approach
to collect information about memory or branch-
prediction issues.
• There is a tight coupling between the two builds. It
is generally necessary to use the same optimization
options both in the first and second compilation.
Without that, the control-flow graph (CFG) of both
compilation may not match and the profiling data
may not be used with enough accuracy. Making
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large changes in the source code also invalidates the
previous profile data.
• The instrumentation instructions can alter the
quality of the generated profile. As new instructions
are inserted into the program, they may change the
results of the profiling, which may, in turn change
the optimization decisions.
For these reasons, traditional PGO has not been
widely adopted. Even most of the CPU-intensive
projects are not using this technique. To avoid these
drawbacks, we propose in this paper a solution based on
sampling Hardware Performance Events generated by
the Performance Monitoring Unit (PMU) instead of in-
strumenting the application. Source position contained
in the debug symbols is used to recreate an accurate
profile.
Below, we list the primary contributions of this work:
1. We study Hardware Performance Events and their
use for PGO.
2. We build a complete toolchain, based on GCC, able
to perform sampling-based PGO.
3. Finally, we evaluate the performance of our im-
plementation. We present results obtained with
our implementation in the GCC compiler with
SPEC 2006 benchmarks. We show that our
toolchain can achieve 93% of the gains obtained us-
ing instrumentation-based PGO and incurs only a
1.06% overhead, where instrumentation adds 16%
overhead on average.
The rest of this paper is organized as follows: Sec-
tion 2 describes how to combine PGO and sampling
Hardware Performance Events. Section 3 then presents
the toolchain that has been developed. Section 4 de-
scribes the results obtained with sampling-based PGO.
Section 5 lists related work in the area. Finally, Sec-
tion 6 presents our conclusions and future work for this
project.
2 PGO and Performance Coun-
ters
This section describes how sampling Hardware Perfor-
mance Counters can be used to perform PGO.
2.1 Hardware Performance Events
Every modern microprocessor includes a set of coun-
ters that are updated when a particular hardware event
arises. This set of counters is managed by the Per-
formance Monitoring Unit (PMU) of the CPU. These
events can then be accessed by an other application.
The most common way of using these counters is by
sampling. The PMU has to be configured to generate an
interrupt when a particular counter goes over a specific
limit (it overflows). At this point, the monitoring soft-
ware can record the state of the system and especially
the current executed instruction, indicated by the Pro-
gram Counter (PC). This directly generates a complete
instruction profile for the binary instructions.
A basic block profile can be naturally estimated from
sampling. Each time the counter overflows, the instruc-
tion identified by the PC is saved. At the end of the
execution, the number of samples for each instruction of
a basic block are summed. The basic block sums must
be normalized to avoid giving higher weight to larger
basic blocks.
There is a lot of different events, from clock cycles, to
L2 cache misses or branch mispredictions. The available
events depend on the microarchitecture. Some proces-
sors provides very large list of events (more than 1,500
for the PowerPC Power7 family) and some much fewer
(69 for the ARM V7 Cortex-A9 processor).
The solution presented in this paper has been specially
tuned for Intel R© Core
TM
i7 events[10].
2.2 Sampling-Based PGO
Combining PGO and Hardware Performance Counters
results in the sampling-based PGO technique. In this
model, the program that is profiled is directly the pro-
duction binary, there is no need for a special executable.
However, the profile is this time generated with a spe-
cific program that can sample the values of the Hard-
ware Performance Counters, namely a profiler. Once a
profile is generated, the compiler can use it for the next
compilations.
The main advantage of this approach is the much
smaller overhead of sampling compared to instrumen-
tation. The program is only interrupted when a counter
overflows, not every time a function is executed for in-
stance. The cost of sampling depends on the sampling
period and on the event that is sampled.
Moreover, the profiler can be patched on an already
running program. It means that the production exe-
cutable can be profiled for some hours without interrupt-
ing it. Profiling on the production binary, with the pro-
duction input data, generally results in more accurate
profiles. Moreover, it is not necessary to find training
data for the instrumentation executable, a task which
can be hard depending on the profiled execution.
Since source position is used to match the program
and the profile, the coupling between the profile and the
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binary is much smaller. Changing the compilation op-
tions would not invalidate the profile. Moreover, older
profiles can still be used in new versions of the applica-
tion. It is not necessary to generate profiles for each ver-
sion of the program, except in the case of major changes
in the application.
The data generated by the profiler must be trans-
formed before being used for PGO. The samples con-
tain only the address of the instructions and the sample
count. Information such as the source location of the
instruction is necessary to generate a real instruction
profile useful for the compiler from this raw data. This
is explained in details in Section 3.4
On the other hand, there are also some drawbacks to
this method:
• As the supported events are depending on the mi-
croarchitecture, sampling very specific events may
not be portable
• As not all events are recorded, this method is not as
accurate as instrumentation-based profile. In prac-
tice, it showed to be accurate enough for bringing
performance speedups.
• The sampling period must be chosen carefully. In-
deed, a longer sampling period means a larger over-
head, but a more accurate profile. It is important
to find the correct balance between the two factors.
After a certain point, it is not really interesting to
sample more events.
• It may occur that the sampling period is synchro-
nized with some part of the code which can lead
to the point where only one instruction of a loop is
reported [5]. This problem can be solved by using
randomization on the period.
Even with these drawbacks, sampling-based PGO is a
better fit in the development process than the traditional
approach.
3 Implementation
Our implementation relies on the following components:
1. perf[7]: The Hardware Performance Counters pro-
filer of the Linux kernel.
2. Gooda1[3]: An analyzer for perf data files. It is
the result of a collaboration between the Lawrence
Berkeley National Laboratory (LBNL) and Google.
3. AutoFDO2 (AFDO): A patch from Google bringing
sampling-based PGO to GCC. See Section 3.1
1https://code.google.com/p/gooda/
2http://gcc.gnu.org/wiki/AutoFDO
Figure 1: Profile process
In this implementation, PGO is made in several steps
(the first three steps being automated in one for the user
by the profile generator):
1. The application is profiled with perf. A certain set
of events is collected.
2. Gooda generates intermediate spreadsheets by an-
alyzing the perf data files.
3. The spreadsheets are converted into an AFDO pro-
file by our implementation.
4. GCC reads the profile with the AFDO patch and
optimizes the code.
Figure 1 shows an overview of these steps and the
intermediate files that are used in the process.
The profile used by this toolchain is an instruction
profile, there is a counter value for every instruction of
the application. This profile does not comprehend basic
blocks. The basic block profile is computed from the
instruction profile inside GCC by AFDO. This profile
also includes the entry count and execution count for
each function.
Two modes have been implemented (Cycles Counting
and LBR), see Section 3.2 and Section 3.3. In both
modes, an instruction profile is generated with a counter
for each instruction.
Gooda being able to merge several spreadsheets, it
is possible to collect profiles on several machines of a
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cluster for instance and then combine all of them to
have an accurate global profile. This can also be used
when the same executable is run with different data sets
to merge the resulting profiles.
3.1 AutoFDO
AutoFDO (AFDO)[4] is a patch for GCC developed by
Google . AFDO is the successor of SampleFDO [5]. It
has been rewritten from scratch and has several major
differences. SampleFDO was reconstructing the CFG
for each function using a Minimum Control Flow (MCF)
algorithm. It uses a complex two-phase annotation pass
to handle inlined functions. These two techniques were
very expensive and complicated, therefore they have
been abandoned in AFDO.
AFDO uses source profile information. The profile
maps each instruction to an inline stack, itself mapped
to runtime information. An inline stack is a stack of
functions that have been inlined at a specific call site.
The execution count and the number of instructions
mapped for each source instruction are collected at run-
time. Debug information are used to reconstruct the
profile from the runtime profile. While AFDO has been
developed for perf, it is independent from it. The pro-
file could be generated from another hardware events
profiler.
AFDO is activated using a command-line switch. A
special pass is made to read the profile and load it into
custom data structures. The first special use of the pro-
file data is made during the early inline pass. To
make the profile annotation easier, AFDO ensures that
each hot call site that was inlined in the profiled binary
is also inlined during this pass. For this, a threshold-
based top-down decision is used, during a bottom-up
traversal of the call graph.
Once early inlining decisions have been made, the exe-
cution profile is annotated using the AFDO profile. The
basic block counts are directly taken from the profile,
whereas the edge counts are propagated from the exe-
cution counts. The strength of AFDO is that it already
profits from all the GCC optimization that are using
the profile. When PGO is used, the static profile used
in optimization passes is replaced with a profile gener-
ated from the AFDO profile. All backend optimization
passes use profile information just as normally.
However, some special tuning still needs to be done.
For instance, during Interprocedural Register Allocation
(IRA), the function is considered to not be called if its
entry basic block’s count is zero. However, in sampling-
based PGO, this is not necessary the case and special
care is taken to ensure that function is not considered
dead. The same problem arises in the hot call site heuris-
tic where the entry count of the callee function is checked
for zero. In this case, the heuristic is disabled if it is zero.
AFDO is especially targeting C/C++ applications
and therefore is specially tuning callgraph optimizations.
3.2 Cycles Counting
In this first mode, the counter that is used is the num-
ber of Unhalted Core Cycles for each instruction. It
is a common measure of performance, as it computes
only the time when the processor is doing something,
not when it is waiting for another operation, I/O for
instance.
This mode is based on common Cycle Accounting
Analysis for Intel processors[9].
In this mode, the instruction profile is naturally gen-
erated as events are directly mapped to an instruction.
3.3 LBR Mode
To have a better accuracy, the second mode uses the
Last Branch Record (LBR) feature of the PMU.
The LBR is a trace branch buffer. It captures the
source and target addresses of each retired taken branch.
It can track 16 pairs of addresses. It provides a call tree
context for every event for which LBR is enabled.
In this implementation, we do not directly manip-
ulate the LBR data. We take advantage of the fact
that Gooda already merges together the LBR samples
to compute the number of basic block executions.
The counter used in LBR mode is the number of
Branch Instruction Retired3. It is an interesting event
because it makes it easy to compute the number of ex-
ecution of each basic-block as it references each branch.
By using the 16 addresses of the LBR history, the basic
block paths can be computed with high accuracy.
The instruction profile is generated from the basic
block profile, every instruction of a basic block having
the same counter value.
3.4 Gathering the profile
The profile generated by perf and preprocessed by
Gooda is a binary instruction profile. It means that each
instruction is identified by its address. This address is
not useful inside GCC, because during the optimization
process, instructions are not assigned an address. To
identify an instruction inside GCC, it is necessary to
have its source position.
Each binary instruction address must be mapped to
its source location. For that, the debug symbols are
extracted from the ELF executable and then are used
to reconstruct the source profile..
3an instruction is retired when it has been executed and its
result is used
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Each instruction is identified by four different values:
its filename, the containing function name, its line num-
ber and its discriminator.
The DWARF discriminator allows to discriminate dif-
ferent statements on the same line. This is very common
in modern programming languages. Discriminators are
gathered on the executable using addr2line for each
instruction.
Another important point to distinguish instructions is
the handling of inlined functions. When a function gets
inlined, there is a copy of the instructions of the called
function at several places in the binary. All those dif-
ferent copies have the same source location debug sym-
bols, so they are not enough to distinguish them. For-
tunately, DWARF symbols include the inline stack for
each inlined function. By storing the inline stack of each
instruction, the profile is very accurate and provides a
correct mapping between binary instructions and source
instructions. These inline stacks are then processed di-
rectly by AFDO. This processing proved very important
on large C++ projects.
The last point of importance concerning the creation
of the profile is the function name. The name of a
function is generally not enough to identify it uniquely.
When using GCC, a function has two more names: the
mangled (or assembler) name identifies uniquely a func-
tion (take into account all the parameters) and the Bi-
nary File Descriptor (BFD) name, used by GCC in
the debug symbols to identify functions in inline stack.
To identify each source function, its assembler name is
taken from the table of symbols of the ELF file.
3.5 Shortcomings
The present implementation has some limitations. First
of all, the debug symbols are absolutely essential in or-
der to reconstruct the correct instruction profile. In-
deed, without debug symbols, it would not be possible
to match assembly instructions to their original source
locations. Our implementation works only for programs
that have been compiled in debug mode, but optimiza-
tions can be enabled. Debug executables are not slower
than stripped executables, but they can be much big-
ger. This can be overcome by keeping a stripped copy
of the optimized and use it on production after PGO.
However, the production binary could not be used for
profiling.
Moreover, if the compiler does not generate precise
debug symbols, the profile will not be accurate. This is
especially a problem as some optimizations are not pre-
serving correctly the debug symbols. Another problem
comes in the form of over or under sampling. For in-
stance, Loop Unrolling may cause the same statements
to be duplicated in different basic blocks. Normaliza-
tion may then lead to a profile too low for the generated
basic blocks.
It is also highly depending on addr2line and objdump
to gather information about the binary file. To have
all the features, it is necessary to possess a very recent
version of binutils, at least 2.23.1. Moreover, if there is
a bug in either of these tools, the profile generated could
be inaccurate.
Another shortcoming comes from the fact that the
DWARF debugging data format does not support dis-
criminators in inline stacks. It means that the profile is
not completely precise and it can lead the compiler to
the wrong decision, even if this has not been found to
be an issue in practice.
4 Experimental Results
The implementation has been evaluated in terms of
speedups compared to the optimized version and to the
instrumentation-based PGO version. All binaries were
produced using a trunk version of the Google GCC 4.7
branch. The target was an x86 64 architecture. The
processor used for the tests was an Intel R© Xeon
TM
E5-
2650, 2 GHz.
Four versions are compared:
• base: The optimized executable, compiled with -O2
-march=native. The same flags are also used for
the other executables with additional flags.
• instr: The executable trained with
instrumentation-based PGO.
• ucc: The program trained with our implementation
in Cycle Accounting mode. UNHALTED CORE CYCLES
is sampled with a period of 2’000’000 events.
• lbr: The program trained with our implementation
in LBR mode. BRANCH INST RETIRED is sampled
with a period of 400’000 events.
All the results were collected on the SPEC CPU 2006
V1.2 benchmarks4. Each version of the binary is run
three times and SPEC choose the best result out of the
three runs. The variation between the runs is very low.
For run time reasons, a subset of the benchmarks
has been selected. This subset has been chosen to be
representative of different programming languages, both
floating points and integers programs and to represent
different fields of science.
For these tests, a modified Gooda version was used
to work on small programs. Gooda is especially made
for big programs and so the profile is not generated for
functions below some thresholds. It has been necessary
4http://www.spec.org/cpu2006/
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Figure 2: Speedups for SPEC CPU 2006 benchmarks. The application is trained with training data set. Our imple-
mentation achieves 75% of instrumented PGO.
to change the thresholds in order to include as much
functions as possible in the profile.
Figure 2 shows the performance of the different PGO
versions. Each version is compared to the performance
of the base version.
The results are very interesting. Indeed, LBR achieves
about 75% of the instrumentation-based PGO gains
(arithmetic average of percentages). Cycle Accounting
is less effective, but still achieves 53% of the gains. This
was expected as LBR should be more accurate than Un-
halted Core Cycles.
In some cases, sampling-based PGO even outperforms
the traditional approach. For instance, on astar bench-
marks, LBR achieves 116% to 129% of the instrumen-
tation gains. This is even more true for calculix and
xalancbmk where instrumentation-based PGO performs
very poorly and sampling achieves good results. This
difference is not so surprising, as several optimizations
are driven by threshold based heuristics, so small differ-
ences in the profile can drastically change decisions and
lead to better (or worse) performances.
On the contrary, there are also benchmarks where
our implementation performs poorly compared to tra-
ditional PGO. For instance, bwaves proved a very bad
case for our implementation. It comes from the fact
that AutoFDO is not optimized for Fortran code, since
it has been developed with a C/C++ centric approach.
Indeed, special care has been taken to tune inlining and
call optimization passes, while tuning for loop-intensive
code has not been performed.
The first results were obtained by training the exe-
cutable on the training data set. To see the impact of
the input data set, the executables were then trained
again on the reference data set. It means that the same
input data set is used for training and for benchmarking
the executable. Figure 3 shows the speedups obtained
when training on the reference data set.
This time, LBR is able to achieve 84% of the instru-
mentation gains. An interesting point about these re-
sults is that where instr and ucc improve their scores
by about 22%, lbr improves by 37%. LBR-sampling
seems to be even more interesting when the input data
is closer to the real data set. Most of the benchmarks
improved only a bit with the reference data set, but
xalancbmk improved by an order of magnitude. It seems
that in its case, the training data set is not close enough
to the reference data set for PGO. calculix seems to be
in the same case, although the difference is not so spec-
tacular.
As AFDO has been especially tuned for C++, Fig-
ure 3b presents the results for C++ benchmarks only.
On C++ benchmarks, both sampling versions are per-
forming very well. Cycle Accounting achieves 67% of the
instrumentation gains and LBR reaches 93%. These re-
sults are very promising. For each benchmark, lbr is
very close (and sometimes better) to instr.
This section presented some results that can still be
improved, especially for some non-C++ benchmarks.
Once AFDO has improved support for other languages,
like Fortran, it may be interesting to run these tests
again to see how much of the instrumentation gains
sampling-based PGO can reach. It may also be inter-
esting to investigate the benchmarks where lbr proved
better than instr and see if the result can be obtained
on other benchmarks as well.
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(a) Non-C++ Programs
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(b) C++ programs
Figure 3: Speedups for SPEC CPU 2006 benchmarks. The application is trained with reference data set. Our
implementation achieves 84% of instrumented PGO on overall benchmarks and 93% on C++ programs only.
4.1 Sampling Overhead
The overhead of our implementation has also been eval-
uated and compared to the overhead of instrumentation-
based PGO.
Four versions are compared:
• base: The optimized executable, compiled with -O2
-march=native.
• instr: The GCOV instrumented executable.
• ucc: The program run under the monitoring of the
profiler with sampling on UNHALTED CORE CYCLES
with a period of 2’000’000 events.
• lbr: The program run under the monitoring of
the profiler BRANCH INST RETIRED with a period of
400’000 events.
The sampling periods used for this test have been
chosen by empiric evaluation and chosing the best one,
based on the speedup result and the overhead.
Figure 4 shows the overhead of the different versions,
compared to the base version.
The overhead of instrumentation is high, but not as
high as expected, only 16% on average. The highest
overhead of instrumentation was 53% on the povray
benchmark.
As expected, the overhead of sampling is lower than
the overhead of instrumentation. LBR has an average
of 1.06% of overhead, which is 15 times lower than in-
strumentation. In several benchmarks the overhead is
less than 1%.
Unfortunately, the overhead of Cycle Counting is
much higher than it should be, indeed, it is as high as
10% in average. The problem is that, in this mode,
Gooda profiles a large number of events, not only Un-
halted Core Cycles. This adds a large overhead in terms
of performance. At this time, it is not possible to con-
figure Gooda to only use Unhalted Core Cycles. On the
other hand, as LBR event proved more accurate and has
a small overhead, the value of this mode is reduced.
Another point of interest is that the variability of
the overhead is much higher for instrumentation than
for sampling. Indeed, the overhead of instrumentation
varies from 0% to 53%, whereas the overhead of LBR-
sampling varies only from 0.3% to 2%. The instrumenta-
tion overhead highly depends on the code that is being
benchmarked. On the other hand, sampling overhead
depends mostly on the period of sampling and the type
of the sampled events.
Some instrumented executables proved faster than
their optimized counterpart. It may happen in some
cases. After the instrumentation instructions are in-
serted in the program, the program is optimized fur-
ther. These new instructions may change the decisions
that are made during the optimization process. Such
changes in decision may lead to faster code. This situa-
tion cannot happen with sampling.
4.2 Tools Overhead
In the previous section, only the overhead of sampling
(with perf) has been measured. The time necessary to
generate the profile from perf also needs to be taken into
accounts.
There are two different tools adding overhead to the
overall process. The first one, also the slowest one, be-
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Figure 4: Overheads for SPEC CPU 2006 benchmarks. Our implementation has 15 times less overhead than
instrumentation-based PGO.
ing Gooda. Until now, Gooda has not been tuned for
performances and it may be quite slow for handling very
large profiles. The conversion from Gooda spreadsheets
to an AFDO profile is not so critical, since Gooda al-
ready filters several functions. Moreover, it has already
been tuned for performances so as to add the smallest
possible overhead to the process.
Both overhead have been tested on several pro-
files gathered using perf in cycle accouting mode
(UNHALTED CORE CYCLES with a period of 2’000’000
events). The profiles have been gathered on GCC
compiling two different programs, a toy compiler
and the converter itself. The perf profile are vary-
ing from 167MiB (gcc-google-eddic) and 194KiB
(eddic-list). Each test has been run five times and
the best result has been taken. The variations between
different runs was very low.
Figure 5a presents the overhead of the converter. As
shown in this figure, the overhead of the converter is not
negligible. It takes a maximum of six seconds for the test
cases. It has to be put in regard of the running time of
the profiling. For instance, the test case gcc-eddic runs
during 40 minutes. This makes an overhead of 0.25%,
which is acceptable. An important point to consider is
that it does not scale directly with the size of the profile
but with the number of functions reported by Gooda,
which should grow up to a maximum related to the size
of the profiled executable. In the converter, about 65%
of the time is spent in calling addr2line. This could
be improved by integrating address to line conversions
directly in the converter.
Figure 5b shows the overhead of Gooda, converting
the perf profile to a set of spreadsheets. It is very clear
that the overhead of Gooda is much higher than the
overhead of the converter and is considerable for at least
two test cases (both gcc test cases). On the slowest test
case (gcc-eddic), the overhead is as high as five percent,
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Figure 5: Overhead of the profile generation.
which makes the tool chain much less interesting. It also
takes several seconds for the other samples even if they
are much faster to run under profiling. The overhead
is generally getting better with the running time of the
program. In its current state, the current toolchain is
more adapted to long-running programs.
The long running time of Gooda is something that
should really be improved in the future.
5 Related Work
In 2008, Roy Levin, Ilan Newman and Gadi Haber [8]
proposed a solution to generate edge profiles from in-
struction profiles of the instruction retired hardware
event for the IBM FDPR-Pro, post-link time optimizer.
This solution works on the binary level. The profile is
applied to the corresponding basic blocks after link-time.
The construction of the edge profile from the sample pro-
file is known as a Minimum Cost Circulation problem.
8
They showed that this can be solved in acceptable time
for the SPEC benchmarks, but this remains a heavy al-
gorithm.
Soon after Levin et al., Vinodha Ramasamy, Robert
Hundt, Dehao Chen and Wenguang Chen [12] presented
another solution of using instruction retired hardware
events to construct an edge profile. This solution was
implemented and tested in the Open64 compiler. Unlike
the previous work, the profile is reconstructed from the
binary using source position information. This has the
advantage that the binary can be built using any com-
piler and then used by Open64 to perform PGO. They
were able to reach an average of 80% of the gains that
can be obtained with instrumentation-based PGO.
In 2010, Dehao Chen et al. [5] continued the work
started in Open64 and adapted it for GCC. In this work,
several optimizations of GCC were specially adapted to
the use of sampling profiles. The basic block and edges
frequencies are derived using a Minimum Control Flow
algorithm. In this solution, the Last Branch Record
(LBR) precise sampling feature of the processor was
used to improve the accuracy of the profile. Moreover,
they also used a special version of the Lightweight Inter-
procedural Optimizer (LIPO) of GCC. The value profile
is also derived from the sample profile using PEBS mode.
With all these optimizations put together, they were
able to achieve an average of 92% of the performance
gains of instrumentation-based Feedback Directed Op-
timization (FDO).
More recently, Dehao Chen (Google) released Aut-
oFDO5 (AFDO), on which our solution is based. It is a
patch for GCC to handle sampling-based profiles. The
profile is represented by a GCOV file, containing func-
tion profiles. Several optimizations of GCC have been
reviewed to handle more accurately this new kind of pro-
file. The profile is generated from the debug information
contained into the executable and the samples are col-
lected using the perf tool. AutoFDO is especially made
to support optimized binary. For the time being, AFDO
does not handle value profiles. Only the GCC patch has
been released so far, no tool to generate the profile has
been released.
More on the side of Performance Counters, Vincent M.
Weaver shown that, when the setup is correctly tuned,
the values of the performance counters have a very small
variation between different runs (0.002 percent on the
SPEC benchmarks). Nonetheless, very subtle changes in
the setup can result in large variations in the results[14].
Other sampling approaches without using perfor-
mance counters have been proposed. For instance, The
Morph system use statistical sampling of the program
counter to collect profiles[15]. In another solution, ker-
5http://gcc.gnu.org/ml/gcc-patches/2012-09/msg01941.
html
nel instructions were used to sample the contents of the
branch-prediction unit of the hardware[6]. These two so-
lutions requires that additional information be encoded
into the binary to correlates samples to the compiler’s
Intermediate Representation.
Performance Counters also start to be used in other
areas than Profile-Guided Optimization. For instance,
Schneider et al. sample performance counters to opti-
mize data locality in VM with garbage collector[13]. In
this solution, the collected data were used to driven on-
line optimizations in the Just-In-Time (JIT) compiler of
the VM.
6 Conclusion and Future Work
We designed and implemented a toolchain to use Hard-
ware Event sampling to drive Profile-Guided Optimiza-
tion inside GCC. Our implementation proved to be com-
petitive with instrumentation-based PGO in terms of
performance, achieving 93% of the gains of traditional
PGO and in terms of speed, having 15 times less over-
head. The experiments show that this technique is al-
ready usable in production. However, its high perfor-
mance is currently limited to C++ programs. Some
work would have to be achieved to extend the current
toolchain to support more programming languages. For
that, the most important changes will need to be done
in AFDO.
Instrumentation-based PGO has still an advantage
over our implementation. It can generate value pro-
files. This kind of features is not yet supported by our
toolchain. However, it has already been implemented
with sampling-based PGO in [5] and it something that
was currently being developed in AFDO during our
project, it should be integrated in the toolchain itself.
The presented toolchain makes it easy to handle new
events. These events may lead to implementation of
novel optimizations. Of course, sampling more events
also incurs more overhead during profiling. Experiments
have been made to integrate Load Latency events into
GCC. The problem being that the new information is
hard to use into existing or new optimization techniques.
We implemented a Loop Fusion pass for GCC taking the
Load Latency into account in its decision heuristics[11].
The main difficulty with Load Latency events being that
they are not accurate enough at basic block level. To
make better use of these events, it would be necessary to
have a profile on an instruction level inside the compiler.
Some work will also have to be done to improve the
speed of Gooda for large profiles, that is currently too
slow.
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A Implementation
The implementation of the profile generator is avail-
able on Github (https://github.com/wichtounet/
gooda-to-afdo-converter).
The usage of the toolchain is described on the repos-
itory home page.
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